You are viewing an old version of this page. Return to the latest version.
Difference between revisions of "Kaustubh Shivdikar"
m (Kaustubh moved page Main Page to Kaustubh Shivdikar: Converting main page to Resume) |
(Iteration 1 WIP) (Tag: Visual edit) |
||
| Line 1: | Line 1: | ||
| − | + | {{Banner|banner-image=NYC Jet Ski.jpg|image-width=|imagealign=|banner-title=|titlesize=|banner-text=|textsize=|boxbgcolor=|hcolor=|textcolor=|boxpadding=|boxborder=|contentpadding=|boxalignitems=|titlemargin=}} | |
| − | == | + | I am a Ph.D. candidate studying in [https://ece.northeastern.edu/groups/nucar/index.html NUCAR] lab at [https://www.northeastern.edu/ Northeastern University] under the guidance of [https://ece.northeastern.edu/fac-ece/kaeli.html Dr. David Kaeli]. |
| − | + | ||
| − | + | My research focuses on designing '''hardware accelerators''' for '''sparse graph workloads'''. | |
| + | |||
| + | My expertise lies in: | ||
| + | |||
| + | * Computer Architecture Simulator Design | ||
| + | * Graph Neural Network Accelerators | ||
| + | * Sparse Matrix Accelerators | ||
| + | * Homomorphic Encryption Accelerators | ||
| + | * GPU Kernel Designs | ||
| + | |||
| + | Contact: shivdikar.k [at] northeastern [dot] edu, mail [at] kaustubh [dot] us | ||
| + | |||
| + | ==== Education ==== | ||
| + | |||
| + | * Ph.D., Compuer Engineering, Northeastern University, Boston [Expected Fall 2022] | ||
| + | * M.S., Electrical and Computer Engineering, Northeastern University, Boston [May 2021] | ||
| + | * B.S., Electrical Engineering, Veermata Jijabai Technological Institute, University of Mumbai, India [May 2016] | ||
| + | |||
| + | ==== Work ==== | ||
| + | |||
| + | * ''Summer-Fall 2020 Coop:'' Parallel Computing Lab ([https://www.linkedin.com/in/fabrizio-petrini-9344791/ Fabrizio Petrini]), Intel, developed novel architectural features. | ||
| + | * ''Summer-Fall 2019 Coop:'' Parallel Computing Lab ([https://www.linkedin.com/in/fabrizio-petrini-9344791/ Fabrizio Petrini]), Intel, designed SpGEMM kernels for Intel’s new architecture. | ||
| + | * ''Summer-Fall 2018 Coop:'' Omron Adept ([https://www.linkedin.com/in/georgevpaul/ George Paul]), implemented parallel graph traversal algorithms for Robot Path Planning. | ||
| − | + | == Recent News == | |
| − | + | * April 2022: Served Submission co-chair for [https://hpca-conf.org/2022/ HPCA 2022] conference. | |
| + | * | ||
| − | == | + | == Publications == |
| − | |||
| − | + | * '''Accelerating Polynomial Multiplication for Homomorphic Encryption on GPUs''' | |
| + | ** SEED 2022: International Symposium on Secure and Private Execution Environment Design | ||
| − | |||
| − | |||
<br /> | <br /> | ||
| − | + | ==What is KTB Wiki?== | |
| − | == | + | This website was built on KTB Wiki. KTB wiki is my side project/attempt to consolidate knowledge gained during my Ph.D. journey. Though many other platforms provide similar service, the process of creating KTB Wiki was a learning experience since it taught me concepts indexing, load balancing, and in-memory file systems. KTB Wiki was built using MediaWiki and is intended for research purposes only.<blockquote>''<big>KTB Wiki, because the best way to store your knowledge is in an indexed SQL database.</big>''</blockquote> |
| − | + | ==Interesting Reads== | |
| + | Coming soon... | ||
<br /> | <br /> | ||
__INDEX__ | __INDEX__ | ||
[[Category:Complete]] | [[Category:Complete]] | ||
Revision as of 15:36, 19 August 2022
I am a Ph.D. candidate studying in NUCAR lab at Northeastern University under the guidance of Dr. David Kaeli.
My research focuses on designing hardware accelerators for sparse graph workloads.
My expertise lies in:
- Computer Architecture Simulator Design
- Graph Neural Network Accelerators
- Sparse Matrix Accelerators
- Homomorphic Encryption Accelerators
- GPU Kernel Designs
Contact: shivdikar.k [at] northeastern [dot] edu, mail [at] kaustubh [dot] us
Education
- Ph.D., Compuer Engineering, Northeastern University, Boston [Expected Fall 2022]
- M.S., Electrical and Computer Engineering, Northeastern University, Boston [May 2021]
- B.S., Electrical Engineering, Veermata Jijabai Technological Institute, University of Mumbai, India [May 2016]
Work
- Summer-Fall 2020 Coop: Parallel Computing Lab (Fabrizio Petrini), Intel, developed novel architectural features.
- Summer-Fall 2019 Coop: Parallel Computing Lab (Fabrizio Petrini), Intel, designed SpGEMM kernels for Intel’s new architecture.
- Summer-Fall 2018 Coop: Omron Adept (George Paul), implemented parallel graph traversal algorithms for Robot Path Planning.
Recent News
- April 2022: Served Submission co-chair for HPCA 2022 conference.
Publications
- Accelerating Polynomial Multiplication for Homomorphic Encryption on GPUs
- SEED 2022: International Symposium on Secure and Private Execution Environment Design
What is KTB Wiki?
This website was built on KTB Wiki. KTB wiki is my side project/attempt to consolidate knowledge gained during my Ph.D. journey. Though many other platforms provide similar service, the process of creating KTB Wiki was a learning experience since it taught me concepts indexing, load balancing, and in-memory file systems. KTB Wiki was built using MediaWiki and is intended for research purposes only.
KTB Wiki, because the best way to store your knowledge is in an indexed SQL database.
Interesting Reads
Coming soon...